



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/073,495	02/11/2002	William A. Stevens, JR.	042390.P9143	6012
75	590 07/14/2005	EXAMINER		
Lawrence E. I		CHEN, TSE W		
BLAKELY, SC	KOLOFF, TAYLOR & Z	AFMAN LLP		
Seventh Floor		ART UNIT	PAPER NUMBER	
12400 Wilshire		2116		
Los Angeles, C	CA 90025-1026	DATE MAILED: 07/14/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	•	Applicat	ion No.	Applicant(s)				
		10/073,4	195	STEVENS, ET AL.				
	Office Action Summary	Examine	er	Art Unit				
		Tse Che		2116				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
THE M - Extens after S - If the p - If NO p - Failure Any re	RTENED STATUTORY PERIOD FO AILING DATE OF THIS COMMUNIC ions of time may be available under the provisions of X (6) MONTHS from the mailing date of this commit eriod for reply specified above, the maximum state to reply within the set or extended period for reply by received by the Office later than three months af patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no e unication. of days, a reply within the studory period will apply and v vill, by statute, cause the ap	vent, however, may a reply be tin atutory minimum of thirty (30) day will expire SIX (6) MONTHS from plication to become ABANDONE	nely filed s will be considered timely. the mailing date of this communicatio D (35 U.S.C. § 133).	in.			
Status			•					
1) 🖂 🛭 F	Responsive to communication(s) file	d on <u>16 May 2005</u> .						
	This action is <b>FINAL</b> . 2b) This action is non-final.							
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositio	n of Claims							
5)□ ( 6)⊠ ( 7)□ (	4)  Claim(s) 1-41 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.  5)  Claim(s) is/are allowed.  6)  Claim(s) 1-41 is/are rejected.  7)  Claim(s) is/are objected to.  8)  Claim(s) are subject to restriction and/or election requirement.							
Application	n Papers							
9)□ T	he specification is objected to by the	Examiner.						
10)∐ T	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
	Applicant may not request that any objec							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority ur	nder 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>								
Attachment(	s)				. •			
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)  Paper No(s)/Mail Date								
3) Inform	of Draftsperson's Patent Drawing Review (P ation Disclosure Statement(s) (PTO-1449 or I No(s)/Mail Date			ate Patent Application (PTO-152)				
S Patent and Tra	J							

Art Unit: 2116

## **DETAILED ACTION**

## Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.1 14, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.1 14, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.1 14. Applicant's submission filed on May 16, 2005 has been entered.

## Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

2. Claims 1-2, 15-16, and 25-26 provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1, 3, 14, and 23 of copending Application No. 10112920. Claim 1 of Instant Application maps to claims 1 and 3 of said copending Application. Claim 2 of Instant Application maps to claim 1 of said copending Application. Claims 15-16 of Instant Application maps to claim 14 of said copending Application. Claims 25-26 of Instant Application maps to claim 23 of said copending Application. Although the conflicting claims are not identical with the Instant Application

Art Unit: 2116

utilizing a BIOS component, they are not patentably distinct from each other because the claims are directed to substantially the same subject matter involving firmware modules in a prememory execution environment.

#### **Instant Application**

- 1. A method comprising: starting execution of a basic input output system (BIOS), the BIOS including a plurality of modules; determining firmware resources required by each of the plurality of modules to operate, the firmware resources required, if any, for a given firmware module provided by one or more other firmware modules; scheduling modules of the plurality of firmware modules for execution in consideration of the required firmware resources that are determined; and dispatching the scheduled modules for execution.
- 2. The method of claim 1, wherein the plurality of firmware modules are dispatched and executed in a pre-memory execution environment prior to availability of system memory for a platform on which the BIOS is installed.
- 15. A machine readable medium containing instructions that when executed by a machine, cause the machine to perform operations comprising: starting execution of a BIOS, the BIOS including a plurality of firmware modules; determining firmware resources required by each of the plurality of modules to operate, the firmware resources required, if any, for a given firmware module provided by one or more other firmware modules; scheduling modules of the plurality of firmware modules for execution in consideration of the required firmware resources that are determined; and dispatching the scheduled modules for execution.
- 16. The machine readable medium of claim 15, wherein the machine comprises a platform including a processor on which the instructions are executed and system memory, further comprising instructions that when executed by the machine cause the machine to perform an operation of initializing the system memory of the platform after the scheduled modules are dispatched.
- 25. A system, comprising: a plurality of hardware components; a first memory device to store a BIOS, the BIOS including a plurality of firmware modules, the BIOS further including; means for determining firmware resources required by each of the plurality of firmware modules to operate, the firmware resourced required, if any, for a given firmware module provided by one or more other firmware modules, means for scheduling execution of modules of the plurality of modules, and means for dispatching scheduled modules for execution; and a processor on which the firmware modules are executed, coupled to the plurality of hardware components and the first memory device.
- 26. The system of claim 25, wherein the BIOS further comprises means for initializing system memory of the system after the scheduled modules are dispatched.

## US Application 10/112920

- 1. A method comprising: identifying any services that must be produced prior to executing each of a plurality of firmware modules; identifying services produced by each of said plurality of firmware modules upon execution of that firmware module; and determining an execution order in which said plurality of firmware modules may be properly executed, said execution order being determined during an initialization process of a computer system prior to main memory for the computer system being accessible.
- 3. The method of claim 1, wherein the operations of the method are implemented through a set of firmware instructions corresponding to a dispatcher that is executed during the initialization process.
- 14. A machine-readable media on which a plurality of instructions are stored that when executed by a processor enable a computer system to perform the operations of: searching for firmware modules that contain firmware that is used to initialize the computer system during an initialization process; for each firmware module that is found, identifying any services that must be produced prior to executing that firmware module; identifying services produced by each of firmware modules upon execution of that firmware module; and dispatching the firmware modules for execution in an execution order that is determined during the initialization process prior to initializing main memory for the computer system, said execution order ensuring that any services required by each firmware module has been previously produced prior to dispatching that firmware module.
- 23. A non-volatile memory component comprising: a boot firmware device on which a plurality of firmware instructions are stored, including, a set of instructions to perform early initialization of a computer system in which the boot firmware may be implemented upon execution of those instructions by a processor in the computer system, said early initialization being performed during a cold boot operation or in response to reset event; a set of instructions corresponding to a dispatcher that when executed by the processor performs the operations of, determining an execution order in which a plurality of firmware modules stored on the boot firmware device and/or one or more other firmware devices that may be accessed by the computer system may be properly executed based on service dependency requirements of each firmware module and services provided by each firmware module, said execution order being determined during an initialization process of the computer system that includes the early initialization and is prior to main memory for the computer system being accessible; and dispatching the firmware modules for execution by the processor based on the execution order.

Art Unit: 2116

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-3, 13-17, 23-27, and 33-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stevens, U.S. Patent 6633976, in view of Stevens, "EFI A BIOS Vendor's Perspective", hereinafter ReStevens.
- 5. In re claim 1, Stevens discloses a method comprising:
  - Starting execution of a basic input output system (BIOS) [col.2, Il.14-29], the BIOS having a plurality of firmware modules [e.g., module to initialize CPU, module to initialize memory] [fig.2; col.2, 1.48 col.3, 1.15].
  - Scheduling modules of the plurality of firmware modules for execution [col.2, l.48 col.3, l.15; col.3, ll.1-15; sequentially schedules modules for execution].
  - Dispatching the scheduled modules for execution [col.2, 1.48 col.3, 1.15; col.3, 11.1-31].
- 6. Stevens did not disclose explicitly the determining of resources required by the plurality of modules.
- 7. ReStevens discloses a method [extensible firmware interface] comprising:

Art Unit: 2116

- Determining firmware resources [EFI drivers] required by each of a plurality of firmware modules [EFI Option ROMs] to operate, the firmware resources required, if any, for a given firmware module provided by one or more other firmware modules [EFI PHASE 1, "Boot Process" slide; EFI drivers are firmware modules to be utilized as firmware resources by EFI Option ROMs].
- Scheduling modules of the plurality of firmware modules for execution in consideration
  of the required firmware resources that are determined [EFI PHASE 1, "Boot Process"
  and "EFI Phase 1" slides; only the EFI drivers determined to be required are loaded and
  scheduled for execution in order to enhance the compatibility between legacy OS and
  current BIOS as the scheduling of unloaded EFI drivers would render the system
  inoperable].
- 8. It would have been obvious to one of ordinary skill in the art, having the teachings of Stevens and ReStevens before him at the time the invention was made, to modify the system of Stevens to include the well-known extensible firmware interface of ReStevens, in order to enhance the compatibility between legacy OS and current BIOS [ReStevens: "EFI Phase 1" slide]. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to enhance the compatibility between legacy OS and current BIOS.
- 9. As to claim 2, Stevens discloses, wherein the plurality of firmware modules [module to initialize CPU, module to initialize memory] are dispatched and executed in a pre-memory execution environment prior to availability of system memory for a platform on which the BIOS is installed [col.2, 1.56 col.3, 1.6].

Art Unit: 2116

10. As to claim 3, Stevens discloses calling a second module [requested BIOS module] of the plurality of firmware modules for execution during execution of a first module [dispatch manager] of the plurality of firmware modules, the second module being called by a corresponding call instruction [task] in the first module [col.5, ll.37-52].

- 11. As to claim 13, Stevens discloses the method comprising:
  - Executing a call made by a calling agent [dispatch manager] to a first module of the plurality of firmware modules, wherein the call [task] is one of a set of calls, each call of the set of calls being associated with a module of a set of modules of the plurality of firmware modules, the associations being dependent on a configuration of the platform [col.3, ll.1-31; col.5, ll.37-52; modules required for operation].
  - Starting execution of the first module of the plurality of firmware modules in response to the call [col.3, ll.1-31; col.5, ll.37-52].
  - Determining which module of the set of modules is associated with the call [col.5, ll.45 52].
  - Starting execution of the module associated with the call [col.3, ll.1-31; col.5, ll.37-52].
- 12. As to claim 14, Stevens discloses the method comprising returning to the calling agent [dispatch manager] when execution of the module associated with the call is complete [col.9, ll.16-36; dispatch manager sequentially executes list of tasks with each task returning to the dispatch manager before executing next task].
- 13. In re claim 15, Stevens and ReStevens disclose each and every limitation of the claim as discussed above in reference to claim 1. Stevens and ReStevens disclose the method; therefore

Art Unit: 2116

Stevens and ReStevens disclose the machine readable medium comprising instructions to execute the method.

Page 7

- As to claim 16, Stevens and ReStevens disclose each and every limitation as discussed 14. above in reference to claim 15. Stevens further discloses, wherein the machine comprises a platform including a processor [CPU 11] on which the instructions are executed and system memory [13], comprising instructions [from dispatched memory initializing module] that when executed by the machine cause the machine to perform an operation of initializing the system memory of the platform after the scheduled modules are dispatched [col.2, 1.48 – col.3, 1.15].
- 15. As to claim 17, Stevens and ReStevens disclose each and every limitation of the claim as discussed above in reference to claims 3 and 15.
- 16. As to claim 23, Stevens and ReStevens disclose each and every limitation of the claim as discussed above in reference to claims 13 and 15.
- 17. As to claim 24, Stevens and ReStevens disclose each and every limitation of the claim as discussed above in reference to claims 14 and 15.
- In re claims 25-27 and 33, Stevens and ReStevens disclose each and every limitation of 18. the claims as discussed above in reference to claims 15-17 and 23-24. In particular, Stevens discloses a system [computer 10a], comprising:
  - A plurality of hardware components [col.5, ll.1-26, l.54 col.6, l.2].
  - A first memory device [12,13] to store a BIOS, the BIOS having a plurality of firmware modules [fig.2; col.4, ll.48-59; col.5, ll.27-52].

Art Unit: 2116

• A processor [CPU 11] on which the firmware modules are executed [firmware modules contain instructions that require a processor for execution], coupled to the plurality of

hardware components [via PCI bus 14] and the first memory device [col.5, ll.1-26].

Page 8

- 19. As to claims 34–35, Stevens and ReStevens disclose each and every limitation of the claim as discussed above in reference to claims 25-27 and 33. In particular, Stevens discloses the BIOS comprising:
  - A plurality of firmware modules [BIOS modules, utilities, etc.], each module of the plurality of firmware modules to provide at least one service, at least two modules providing an inter-module interface to enable each of said at least two modules to call a service provided by another module [fig.2; col.2, l.48 col.3, l.15; col.8, ll.20-28; it is very well known in the art that utilities are written with interfaces enabling other modules or utilities to access a service].
  - A core [inherently, some core in the broadest interpretation is needed to initiate the modules to initialize the CPU and memory] operatively coupled to the plurality of firmware modules, wherein the core, upon operation, selects for execution a set of module from the plurality of firmware modules [fig.2; col.2, l.48 col.3, l.15].
- 20. Claims 4-12, 18-22, 28-32, and 36-41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stevens and ReStevens as applied to claim 3 above, and further in view of Patel, US Patent 5999989.
- 21. In re claim 4, Stevens and ReStevens disclose each and every limitation as discussed above in reference to claim 3. Stevens and ReStevens did not discuss the details of operation.

Page 9

Application/Control Number: 10/073,495

Art Unit: 2116

22. Patel discloses the method wherein calling a module of the plurality of firmware modules [col.1, ll.51-56; option ROMs associated with devices to enhance the robustness of the BIOS] comprises:

- Saving a return address [col.7, 11.43-47; far return to POST].
- Determining a physical address [pointer in location] of the module [col.7, 11.1-29].
- Executing an instruction stored at the physical address of the module [col.7, ll.11-29].
- Executing an instruction [performs device specific write-protection] stored at the saved return address when the module execution is complete [col.7, ll.43-47].
- 23. It would have been obvious to one of ordinary skill in the art, having the teachings of Stevens, ReStevens and Patel before him at the time the invention was made, to modify the system of Stevens and ReStevens to include the teachings of Patel, in order to enhance the robustness of the BIOS [Patel: col.1, ll.51-56]. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to enable the BIOS to operate under different conditions.
- As to claim 5, Patel discloses the method wherein determining the physical address of the module comprises looking up the physical address [pointer] in an import table [part of ROM header data structure] of the other module [col.7, l.1 col.8, l.46].
- 25. As to claim 6, Patel discloses the method wherein a module of the plurality of firmware modules comprises [fig.1a]:
  - A globally unique identifier (GUID) [72 bit serial id] to identify the module [col.7, ll.48 59].

Art Unit: 2116

• A resource list [part of ROM header data structure] to store information identifying resources needed by the module to operate [col.7, ll.1-10].

- An import table [part of ROM header data structure] to store physical addresses [pointers 166, 182] of a set of modules [init, boot code] of the plurality of firmware modules that the module may call during execution [col.7, ll.1-42; col.8, ll.6-46].
- A service that when executed performs a predetermined function [col.3, 1.58 col.4,
   1.10].
- An export table [interrupt table] to store a value [register argument] corresponding to a physical address of the service [col.7, ll.11-29; col.8, ll.6-46].
- An interface [via handle id] operatively coupled to the GUID, resource list, the service, the import table, and the export table, wherein the interface is addressable by a calling agent [POST] via the GUID to provide the calling agent access to the resource list, the service, the import table, and the export table [col.3, 1.58- col.4, 1.10].
- 26. As to claim 7, Patel discloses the method wherein the value [DI] stored by the export table is an offset from a start address of the module [col.8, ll.26-33].
- As to claim 8. Patel discloses the method wherein the import table [allocation map] stores GUIDs [handle ids] of the set of modules of the plurality of firmware modules [col.3, 1.58 col.4, 1.10; relative to POST module].
- 28. As to claim 9, Patel discloses the method comprising:
  - Starting execution of a first module [POST] of the plurality of firmware modules [col.4,
     1.46 col.5, 1.57].

Art Unit: 2116

Determining whether the first module is chainable with another module [initialization of other devices] of the plurality of firmware modules [col.7, ll.11-47; col.14, ll.13-26;
 POST makes call and returns as in a chain].

Page 11

- Determining whether a hardware component [actual device] associated with the first module is present in the platform if the first module is chainable [col.6, II.10-47].
- Completing execution of the first module if the hardware component associated with the first module is present in the platform [col.6, ll.10-47; device is activated in step 220].
- Starting execution of a second module of the plurality of firmware modules without completing execution of the first module if the hardware component associated with the first module is not present in the platform [fig.2; col.6, Il.10-47; if device is not present, steps 206-208 are repeated with first device taken out of allocation map and second device being executed instead].
- 29. As to claim 10, Patel discloses the method wherein the first module includes a data structure [allocation map] to store a physical address of the second module [col.3, 1.58 col.4, 1.10].
- 30. As to claim 11, Patel discloses each and every limitation of the claim as discussed above in reference to claim 9. Furthermore, Patel discloses multiple firmware modules that can be chained by one with ordinary skill in the art [fig.5c].
- As to claim 12, Stevens discloses the method wherein completing execution of the second module [task associated with module] further comprises returning to a calling agent [dispatch manager] that called the first module [col.9, II.16-36; dispatch manager sequentially executes list of tasks with each task returning to the dispatch manager before executing next task].

Art Unit: 2116

32. In re claims 18-22, Patel, Stevens and ReStevens disclose each and every limitation of the claims as discussed above in reference to claims 4-12 and 15.

- 33. In re claims 28-32, Patel, Stevens and ReStevens disclose each and every limitation of the claims as discussed above in reference to claims 4-12 and 25.
- 34. In re claims 36-41, Patel, Stevens and ReStevens disclose each and every limitation of the claims as discussed above in reference to claims 4-12 and 34.

## Response to Arguments

- 35. Applicant's arguments with respect to claims 1 and 34 were substantial and thus, have been considered but are moot in view of the new ground(s) of rejection as necessitated by amendment.
- 36. All other claims were not argued separately.

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tse Chen whose telephone number is (571) 272-3672. The examiner can normally be reached on Monday - Friday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tse Chen June 27, 2005 SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100